A Low-Latency, Highly-Pipelined Hardware Architecture for H.266/VVC Dependent Quantization
Hits:
Release time:2025-12-15
Journal:IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS–I: REGULAR PAPERS
First Author:Jun Zhang, Weizhi Bian
Indexed by:Journal paper
Correspondence Author:Hao Zhang
Document Type:J
Volume:72
Issue:8
Page Number:4040-4051
Translation or Not:no
Date of Publication:2025-08-01
Included Journals:SCI
-
|
 Mobile:142d0187ec03d24c86aafbdd59bef2edcaacebc94537f7c8b58fddd0c70b8f8cf3fe723ddb0df2d991c4b4f2290e88758ddb1d3707851bc3964949667047256cc4cee327b1ed46a7568cdb6dd293bfb94bf42be8b07217df2c7bd20e0840381176316d861be5aac163e38bbea0cab7601dbac703bf30949e1af0f9148bd69aab
 Email:a226e7fa6034169e74f6012b5d98863cf905f17e19b51c81ea40048fa4d3667458f2d03ff1993bc4433029e57cfc7e57811c54b96c9d4b71268adee2333ced52099c9318f6e7f38d27c14d7d422724ad08fb52bcbc7f9af9ef72780da376b567a67a2dfabc1b7d6039431a28c79fe9f94809271600bad774d8104dc52c44f5b1
|