Low-Power Logic Computing Realized in a Single Electric-Double-Layer MoS2 Transistor Gated with Polymer Electrolyte. Solid-State Electronics, 2018, 144: 1-6 (IF:1.901)
发布时间：2018-03-27
点击次数：
合写作者：Dingdong Xie
第一作者：Junjie Guo
通讯作者：Jie Jiang*(蒋杰，通讯作者）, Bingchu Yang*
是否译文：否
上一条： Coplanar Multigate MoS2 Electric-Double-Layer Transistors for Neuromorphic Visual Recognition. ACS Applied Materials & Interfaces, 2018, 10: 25943-25948 (IF:9.229)
下一条： Recent Progress on Neuromorphic Synapse Electronics: From Emerging Materials, Devices, to Neural Networks. Journal of Nanoscience and Nanotechnology, 2018, 18: 8003-8015 (IF:1.134)